Allgemeine Vorträge

Circuits and methods for VLSI design

go to Wintersemester 2024/2025   
URL to ICS calendar of this seminar

EINC 00.222
Tuesday 16:00 s.t.
Weekly seminar of the Heidelberg ASIC-Laboratory

29.4.2025 16:00 s.t.
Jelle Dijkstra
EINC 00.222
20.5.2025 16:00 s.t.
Dr. Peter Fischer
EINC 00.222

'Digital SiPMs' are chips that contain Single Photon sensitive Avalanche photoDiodes (SPADs) and CMOS readout logic on the same silicon die. There sensors can be an interesting alternative to classical PMTs or SiPMs in many application. The readout logic must be tailored to the specific application, so that the loss of photo sensitive area introduced by the CMOS part is minimised. An engineering run with several different architectures has been received back and first chips have been successfully tested.