|author(s)||Johannes Fieres, Johannes Schemmel, Karlheinz Meier|
|title||Realizing Biological Spiking Network Models in a Conﬁgurable Wafer-Scale Hardware System|
|Keywords||wafer-scale, integration, neuromorphic, hardware, spiking, neural networks, analog, routing|
|source||Proceedings IJCNN2008, IEEE Press (2008)|
An analog VLSI hardware architecture for the distributed simulation of large-scale spiking neural networks has been developed. Several hundred integrated computing nodes, each hosting up to 512 neurons, will be interconnected and operated on un-cut silicon wafers. The electro-technical aspects and the details of the hardware implementation are covered in a separate contribution to this conference. This paper focuses on the usability of the system by demonstrating that biologically relevant network models can in fact be mapped to this system. Different network conﬁgurations are established on the hardware by programmable switch matrices, repeaters, and address decoders. Systematic routing algorithms are presented to map a given network model to the hardware system. Routing is simulated for several network examples, proving the system"s practical applicability. Furthermore, the routing simulations are used to ﬁx values for yet open hardware parameters.
|Datei||article as pdf file|