



# Status of Investigations on Beetle1.2 and Steps Towards Beetle1.3


Daniel Baumeister, Sven Löchner, Hans Verkooijen





# Outline

- ◆ Sticky Charge Effect
- ◆ 80 MHz Cross Talk
- ◆ Sagging Readout Baseline
- ◆ Modifications to the Comparator
- ◆ Chip size
- ◆ Further Issues






# Sticky Charge Effect (1)


- ◆ signal carry-over from previous event into an empty event, strong baseline drift
- ◆ only present for consecutive readouts, i.e. during a readout operation a further trigger arrives

### non-consecutive readout




ROAmpReset

MuxTrack





### consecutive readout



ROAmpReset

MuxTrack






# Sticky Charge Effect (2): Laser Patch


- ◆ polyamide/nitride/oxide window has been opened using UV-laser
- ◆ probe-needle has been positioned onto the reset line of pipeamp (ROAmpReset)
- ◆ external signal has been superimposed to the internal signal pulse
- ◆ phase of the external reset pulse relative to the clock has been varied

consecutive readout



phase shift of  
  
 ROAmpReset  
 by 10 ns

consecutive readout








# Sticky Charge Effect (3): Simulations

ROAmpReset

MuxTrack





Pipeamp Output





# Sticky Charge Effect (3): Simulations



**Modification in Beetle1.3: analog delay of MuxTrack by 5 ns** ↑







# Sticky Charge Effect (4)

probe needle test with pos. and neg. phase shift


Tek Run: 50.0MS/s Hi Res




Tek Run: 50.0MS/s Hi Res




Tek Run: 50.0MS/s Hi Res



Tek Run: 50.0MS/s Hi Res



Tek Run: 50.0MS/s Hi Res





# 80 MHz X-talk

cross talk with a frequency spectrum of 80 MHz

present on

digital signals, e.g. DataValid

analogue signals, e.g. AnalogOut

power supply lines: Vddd, Vdda

comparison:

# flip-flops:

Beetle1.1

1349

Beetle1.2

3043

# clock buffers:


21

284

guard rings logic core:

analogue



digital



Possible solutions:

reduced no. of clock buffers


on-chip power blocking





# Readout Baseline Variation



Tek Run: 100MS/s Hi Res



Observation:  
shaper bias current affects  
amplitude of baseline variation

Laser Patch:   
probing shaper power supply  
at various channels

## Beetle Surgery



difference in VDD between  
ch.0 and ch.127: 24 mV

Simulation:  
resistive VDD-network in shaper

**Modification in Beetle1.3: additional power supply lines  
in shaper (+ 100 um)**





# Comparator Changes


Motivation: offset–spread:  $\sigma = 2.4$  DAC units = 300 nA = 0.2 MIP

- ♦ bipolar
- ♦ too large for compensation with present DACs for channel threshold


Measures:

- ♦ merging input buffers: reduces additional offset
- ♦ gain increase of buffer: reduces influence on offset
- ♦ increase resolution of threshold current to 5 bits  
required:  $\pm 900$  nA =  $\pm 0.6$  MIP

Beetle1.2



Beetle1.3






# Chip Size

- ◆ Beetle1.0/1.1: (5.4 x 6.1) mm<sup>2</sup>
- ◆ Beetle1.2: (5.1 x 6.1) mm<sup>2</sup>  
modified layout of protection diodes  
of analogue input pads
- ◆ Beetle1.3: (5.3...4 x 6.1) mm<sup>2</sup>
  - ◇ comparator resolution increases by 2 bits
  - ◇ additional power lines for shaper

enlargement of chip size

- is limited to one dimension
- only affects position of analogue input pads





# Outline: Further Issues

---


- ◆ DACs: Radiation Hardness
- ◆ Test Pulse Generation
- ◆ Overvoltage Problem
- ◆ Corner Simulation





# Stress Test on Beetle1.2

reported on Beetle Review in January 2003: problem of Beetle1.2 @  $V_{dd} > 2.5 \text{ V}$  (2.6...2.7 V)



**Solved !**

- ◆ high bias current of output buffer ( $I_{currbuf}$ ) generates destructive current density
- ◆ increasing receiver series resistance allows reduction of  $I_{currbuf}$  at the same output gain

stress test on Beetle1.2 @  $I_{currbuf} = 100 \text{ uA}$ : 12 hours @ 3.3 V without problems

in Beetle1.3: limitation of current density in output buffer





# Modifications in Beetle1.3

- 5 V compatible I2C–Pads
- analogue delay of MuxTrack signal: fix of sticky charge effect
- improved comparator: 5 bit threshold resolution; increases chip length by 100 um!
- improved shaper power routing: increases chip length by 100 um!
- improved pipeamp power routing (already on Beetle12MA0)
- separation of power supply of multiplexer and logic core
- separation of comparator LVDS pad power
- modified front–end power pads (power and ground at top and bottom of chip)
- introduction of bias generator probe pad
- modified test pulse pattern: uniform amplitude
- merged pad openings of adjacent power pads
- on–chip power blocking
- limitation of current density in output buffer (to avoid overvoltage problem)
- fix of daisy chain bug
- fix of Rclk–divider bug: re–synthesis + place and route

- done
- under work
- to be done

