

# Performance of the Beetle Readout Chip for LHCb

M. Agari<sup>a</sup>, N. van Bakel<sup>b</sup>, C. Bauer<sup>a</sup>, D. Baumeister<sup>a</sup>, M. van Beuzekom<sup>b</sup>, M. Feuerstack-Raible<sup>c</sup>, N. Harnew<sup>d</sup>,  
W. Hofmann<sup>a</sup>, E. Jans<sup>b</sup>, S. Klous<sup>b</sup>, K.T. Knöpfle<sup>a</sup>, S. Löchner<sup>a</sup>, M. Schmelling<sup>a</sup>, E. Sexauer<sup>e</sup>, N. Smale<sup>d</sup>, U. Trunk<sup>a, f</sup>, H. Verkooijen<sup>b</sup>

<sup>a</sup>Max-Planck-Institute for Nuclear Physics, Heidelberg, Germany  
<sup>b</sup>NIKHEF, Amsterdam, The Netherlands  
<sup>c</sup>now at: Fujitsu Mikroelektronik GmbH, Dreieich-Buchsschlag, Germany  
<sup>d</sup>University of Oxford, UK  
<sup>e</sup>now at: Dialog Semiconductors, Kirchheim-Nabern, Germany  
<sup>f</sup>Physics Institute, University of Heidelberg, Germany

trunk@kip.uni-heidelberg.de

## Chip Architecture

The Beetle ASIC is a 128 channel pipelined readout chip which will be used in the silicon vertex detector and the silicon tracker of the LHCb experiment at the future LHC collider. It is also an option for the ring imaging Cherenkov counters in case of multi-anode photomultiplier readout.


The chip can be operated as an analogue or alternatively as a binary pipelined readout chip and provides in addition prompt binary information of the front-end pulse discrimination. It implements the basic RD20 front-end electronics architecture [1, 2, 3]. Each channel consists of a low-noise charge-sensitive preamplifier, an active CR-RC pulse shaper and a buffer. They form the analogue front-end.

A comparator discriminates the front-end's output pulse. The threshold is adjustable per channel with a resolution of 5 bits and input signals of both polarities can be processed. Four adjacent comparator channels are grouped by a logic OR, latched, multiplexed by a factor of 2 and routed off the chip via low voltage differential signalling (LVDS) ports at 80 MHz.

The memory for intermediate storage (pipeline) is realized as a switched-capacitor array of 130 x 187 cells, using the gate oxide capacitance of a transistor. Either the shaper- or the comparator output is sampled with the LHC bunch-crossing frequency at 40 MHz into the pipeline. The memory provides a programmable latency of maximum 160 clock periods (4  $\mu$ s at 40 MHz sampling frequency) and integrates a derandomising trigger buffer of 16 stages which enables the readout of 16 consecutive events without dead time.

A reconfigurable charge-sensitive amplifier (pipeamp) retrieves the stored signal from the pipeline and transfers it to an (analogue) multiplexer for serialisation. The multiplexer can operate in three different modes carrying the 128 channels on either 1, 2 or 4 output ports. Within a readout time of minimum 900ns, differential current drivers bring the serialised data off chip. The output of a sense channel is subtracted from the analogue data to compensate common mode effects.

All amplifier stages are biased by forced currents. On-chip digital-to-analog converters (DACs) with 5 bit resolution generate the bias currents and voltages. For test and calibration purposes a charge injector with adjustable pulse height is implemented on each channel. The bias settings and various other parameters like the trigger latency can be controlled via a standard I<sup>2</sup>C-interface [4]. All digital control and data signals, except those for the I<sup>2</sup>C-ports, are routed via LVDS ports.




## Front-end

The analogue front-end is formed by a charge-sensitive preamplifier, an active CR-RC shaper and a source-follower as buffer. Preamplifier and shaper use folded-cascode amplifier cores with an NMOS input transistor ( $W/L = 3744/0.42$ ) in case of the preamplifier and a PMOS input transistor in case of the shaper.


The shape of the front-end pulse can be chosen according to the specific requirements of the application. The minimum risetime (10-90%) is well below 25 ns, the remainder of the peak voltage after 25 ns can be adjusted to less than 30% for load capacitances  $\leq 35$  pF.

The equivalent noise charge (ENC) of the front-end has been measured as  $ENC = 497 e^- + (48.3 e^-/\mu\text{pF}) \cdot C_{in}$ .




## Readout Modes


### Analogue Readout on 4 Ports



### Binary Readout on 2 Ports



### Analogue Readout on 1 Port




## Radiation Hard VLSI Design

The requirements on the Beetle chip concerning radiation hardness are defined by its use in the silicon vertex detector. The expected dose rate is 2 Mrad per year. Several measures have been taken to assure the resistance against total ionising dose (TID) as well as single event effects.


The chip is fabricated in a standard CMOS deep-submicron technology featuring a 0.25  $\mu$ m lithography. The thin gate oxide of  $\approx 62$  Å reduces a shift in the transistor threshold voltage under irradiation. The consistent use of enclosed NMOS transistors eliminates "end-around" leakage currents. Analogue stages are biased with constant currents instead of voltages. This establishes a total ionising dose radiation hardness in excess of 10 Mrad. An X-ray irradiation test up to an accumulated dose of 45 Mrad showed only minor degradations in the analogue performance and no functional failure of the chip.

Single Event Latch-up (SEL) is suppressed due to the implementation of guard-rings. The continuous use of triple-redundant logic ensures a robustness against Single Event Upset (SEU), which is expected to occur at a rate of 1  $\mu$ Hz per chip in the vertex detector of LHCb. Static parts of the logic, i.e. bias and configuration registers, implement a self-correction mechanism against SEU-induced errors.

### SEU Protection: Triple-Redundancy




### X-ray Irradiation Test




## Applications


### The LHCb Experiment



### Vertex Detector Hybrid



### Silicon Tracker Ladders (Testbeam Setup)



### Silicon Tracker Hybrid



### References

- [1] R. Brenner et al., Design and performance of an analog delay and buffer chip for use with silicon strip detectors at LHC, Nucl. Instr. and Meth. A339 (1994) 564
- [2] R. Brenner et al., Performance of a LHC front-end running at 67 MHz, NIM A339 (1994) 447
- [3] R. Horrisberger et al., A novel readout chip for silicon strip detectors with analog pipeline and digitally controlled analog processing, NIM A326 (1993) 92
- [4] The I<sup>2</sup>C-bus and how to use it, Philips Semiconductors, 1995

# The Beetle1.3 Chip Version



## Beetle1.3: Front-End

The schematic of the front-end implemented on Beetle 1.2 was not changed, since it fulfills all requirements and exhibited the performance expected from simulation and earlier test chips. However, some changes were applied to its layout and peripheral circuits:

- Test pulse circuit: The original 4-level (staircase) pattern was abandoned in favour of a single level pattern with alternating polarity. The idea is to simplify chip testing and gain checks on single channels, since no corrections for the test pulse amplitude had to be applied.

- Power Routing: On Beetle 1.2MA0 a slight improvement of the readout figure, regarding its bent shape, was observed. This improvement resulted from changes of the power supply lines in the pipeline readout amplifier. Triggered by this observation, the power routing of the front-end was also investigated. One Beetle 1.2 was patched such, that wires could be bonded to the front-end power supply as shown in the figure beside. Interestingly the voltage drop measured across the 128 channels closely resembled the bent shape of the readout baseline. In turn a simulation of all 128 front-end channels, connected by resistive power nets was done. Adding resistors representing the connections to the power pads led to the results shown in the figure below. This simulation also confirmed, that the power supply of the shaper's folded cascode was the sole source of the baseline sag. The DC-offset of the preamplifier is removed by the AC-coupling to the shaper, while the buffer stage is a source follower, which is greatly independent from the power supply voltage. In consequence, the power bars connecting the 128 channels were widened and additional pads for both power nets were placed on bottom and top of the chip. Along with this measures, blocking capacitors were placed between the power nets for reasons described later.

- Bias networks: The investigations on the front-end's power supply also revealed a minor design flaw in the biasing of the front-end. While the DAC generating the bias current was located at the bottom side of the chip, the diode-connected transistor of the current mirror sinking it was located on the top side, generating a considerable voltage drop across the interconnection. In turn the gate voltages of the current sources of the different channels varied, predicting a gain drop towards the higher channel. This was experimentally confirmed in test beam data taken with a NIKHEF hybrid. On Beetle 1.3 the diode connected transistor of the current mirror was moved to the bottom side of the chip to eliminate this effect.




## Beetle1.3: Pipeline Readout Amplifier



The decrease of a readout cycle to the LHCb-required 900ns on Beetle 1.2 caused the activation of two switches at the same time. Besides some charge injection, this also led to the back-transfer of the charge present on the multiplexer's hold capacitor to the pipeamp. As a result, a 60% remainder with opposite polarity and a strong distortion of the readout baseline in the next data frame was visible. A simulation, in which the relative timing of the two switching signals was swept is shown below. It revealed that the simultaneous timing on Beetle 1.2 was almost the worst case and delaying either signal would result in a considerable improvement. On Beetle 1.3 the MuxTrack signal is delayed by 5ns, which removes the sticky charge. This was also proven in advance by a patch applied to a Beetle 1.2: An external mux track signal was coupled to the corresponding line, overriding the internal signal.

A further modification of the Beetle 1.3 Pipeamp are widened power lines, already present on Beetle 1.2MA0.

### Fix of Sticky Charge Effect:





### Sticky Charge Effect



## Beetle1.3: Discriminator

Measurements of the discriminator done at NIKHEF resulted in a measured threshold spread equivalent to  $\sigma = 2.4$  DAC counts (or 4800e<sup>-</sup>).

This meant that the bipolar spread is of the same magnitude as the range of the unipolar 3 bit local DACs intended for its compensation. The measured spread was also found in good agreement with the spread expected from process parameter variations, which resulted in  $\sigma = 2.8$  DAC counts (or 5600e<sup>-</sup>). A major culprit for this spread was found to be the split input buffer of the comparator, which was in turn replaced by a single one with an increased gain (1 instead of 0.7) on Beetle 1.3. To provide a sufficient safety margin, the channel's local DACs intended for offset compensation were improved with a bipolar range of 14400e<sup>-</sup> and 5 bit resolution.



## Beetle1.3: Control Core

The Beetle's control circuit was re-synthesized for Beetle 1.2, especially to include SEU protection/correction circuits. This was done by using triple redundant Flip-Flops for all registers, enhanced by self-triggered reprogramming circuits for the static ones.

Regarding the digital functionality, the control circuit of Beetle 1.2 worked as expected. But its operation affected almost all other circuits by coupling switching spikes to the chip's outputs and power lines. Suspiciously these spikes appeared on both clock edges (and were attributed as "40 MHz X-talk"), which pointed to the clock tree. The latter had grown from 21 buffers on 1.1 to 275 on 1.2 and was consequently considered as the primary source of the effect. A further increase of the crosstalk was probably due to a guard ring, which was moved from the analogue supply on 1.1 to the digital one on 1.2.

Another feature of the 1.2 core was the absence of a multiplexer at the return-taken inputs used for daisy-chained readout. It required that these pads were pulled to ground, if unused. For the core of Beetle 1.3 special care was taken for the clock tree, which was reduced to 104 buffers. In addition the offending guard ring was moved back to the analogue supply and the missing multiplexers were added. Targeted on a further reduction of crosstalk, the digital power supply of the multiplexer was separated from the core supply and both were blocked with gate capacitors on chip.

## Beetle1.3: Multiplexer

Three changes were applied to the multiplexer of Beetle 1.3: The number of reference channels used for DC level stabilization was increased to 4 – one for each block of 32 channels. This modification is intended to remove spikes at the start and end of a data frame, originating from block to block crosstalk via the reference channel. Also the balance of the switch operation was improved, again targeting on the suppression of spikes. The biggest modification was in the digital part: It received its own power supply and the triple redundant Flip-Flops were removed. This was motivated by the lower switching noise, which was considered more important than SEU robustness in this part. In this place it should be denoted, that an SEU can at maximum corrupt 2 data frames by injecting an additional token, since the multiplexer token is discarded after leaving the last channel.

## Beetle1.3: Output Driver

The output driver underwent a major redesign, primarily driven by an excessive current density in some part of the circuit. In case of an increased power supply voltage, the latter also caused a failure of the circuit. On Beetle 1.3 the output driver is now a fully differential current driver.

