


Lab measurements with the Beetle 1.3

Sven Löchner

(Max-Planck-Institute for Nuclear Physics, Heidelberg)



Beetle 1.3 on a test PCB



Motivation for Beetle 1.3

in descending order of priority:

- **Sticky Charge Effect**
- **Comparator Offset Variation**
- **80 MHz Crosstalk**
- **Output Driver Performance**
- **Sagging Readout Baseline**
- **5V tolerant I²C pads**
- ...





Modifications in Beetle 1.3

- Design changes (on schematic level)

- analog delay of MuxTrack signal (sticky charge)
- improved comparator (5 bit threshold / channel)
- Current Output Buffer (inc. gain / diff. output)
- Multiplexer (reduction of switching spikes)
- Control Logic (bug fixes, daisy chain, low-Rclk)
- new I²C-Pads (5V compatible)
- modified Testpulse pattern (“+1/-1” pattern)

- Layout and Power Routing

- modified front-end power pads
- improved front-end routing / bias
- separation of comparator core power / LVDS
- improved pipeamp power routing
- on-chip power blocking / additional pads

- Crosstalk measures


- reduced no. of FF in MUX
- reduced no. of clock buffers
- on-chip power blocking



Motivation for Beetle 1.3

Result of hard design work


- 30.06.2003 Submission of Beetle 1.3
- 22.09.2003 Beetle arrived in Heidelberg



Beetle 1.3 layout




Beetle 1.3 Lab Setup (1)







Beetle 1.3 Lab Setup (2)





Power Supply Operation



- Analog / Digital: 1.5V to 3.5V



Total Power Consumption (1)

Power consumption [mW/ch.] #AO drivers	Minimal	Nominal			Max. operation			Max. DAC
		0	1	4	0	1	4	
without clock	0,48	3,49	3,68	4,25	4,76	5,02	5,83	14,21
only 40 MHz clock	1,26	4,28	4,46	5,03	5,54	5,81	6,61	14,95
clocked + 1.1 MHz trigger	1,26	4,36	4,56	5,14	5,62	5,90	6,70	15,12



Total Power Consumption (2)

I²C DAC Settings

minimal

nominal

max. reasonable values

Register (minimal)	
Itp (#0)	0 uA
Ipre (#1)	0 uA
Isha (#2)	0 uA
Ibuf (#3)	0 uA
Vfp (#4)	0 mV
Vfs (#5)	0 mV
Icomp (#6)	0 uA
Ithdelta (#7)	0 uA
Latency (#16)	0
ROCtrl (#17)	b0
ROCtrl	<input type="checkbox"/> OFF <input type="checkbox"/> binary (2 ports) <input type="checkbox"/> analog (1 port) <input type="checkbox"/> analog (4 ports) <input type="checkbox"/> Daisy first <input type="checkbox"/> Daisy last <input type="checkbox"/> Binary signals <input type="checkbox"/> not used <input type="checkbox"/> ProbeEnable

Register (nominal)	
Itp (#0)	0 uA
Ipre (#1)	596 uA
Isha (#2)	78 uA
Ibuf (#3)	78 uA
Vfp (#4)	0 mV
Vfs (#5)	0 mV
Icomp (#6)	0 uA
Ithdelta (#7)	0 uA
Latency (#16)	160
ROCtrl (#17)	b11100
ROCtrl	<input type="checkbox"/> OFF <input type="checkbox"/> binary (2 ports) <input type="checkbox"/> analog (1 port) <input type="checkbox"/> analog (4 ports) <input type="checkbox"/> Daisy first <input type="checkbox"/> Daisy last <input type="checkbox"/> Binary signals <input type="checkbox"/> not used <input type="checkbox"/> ProbeEnable

Register (max. operation)	
Itp (#0)	0 uA
Ipre (#1)	80 uA
Isha (#2)	78 uA
Ibuf (#3)	1A uA
Vfp (#4)	0 mV
Vfs (#5)	0 mV
Icomp (#6)	0 uA
Ithdelta (#7)	0 uA
Latency (#16)	160
ROCtrl (#17)	b11100
ROCtrl	<input type="checkbox"/> OFF <input type="checkbox"/> binary (2 ports) <input type="checkbox"/> analog (1 port) <input type="checkbox"/> analog (4 ports) <input type="checkbox"/> Daisy first <input type="checkbox"/> Daisy last <input type="checkbox"/> Binary signals <input type="checkbox"/> not used <input type="checkbox"/> ProbeEnable




Temperature Test

- Start-up tests (~ 15 times each chip):
 - 2 Beetle 1.3
 - @ $T = -44^\circ\text{C}, 60^\circ\text{C}, 75^\circ\text{C}$ (facility temperature)
 - Programming (I^2C)
 - 1.1 MHz trigger + analog readout
- Longtime operating tests (~3 days):
 - 1 Beetle 1.3
 - @ $T = -44^\circ\text{C}, 60^\circ\text{C}, 75^\circ\text{C}$ ($T_{\text{surface}} = -4^\circ\text{C}, 94^\circ\text{C}, 107^\circ\text{C}$)
 - 1.1 MHz + analog readout
- Max. stress test:
 - 1 Beetle 1.3
 - max. DAC settings
 - @ $T = 60^\circ\text{C}$ ($\triangleright T_{\text{surface}} = 126^\circ\text{C}$)
 - Operating over ~ 12 hour



Overclocking Test




frequency test

- Digital: perfect operation up to 100 MHz
- Analog: nearly 40% gain loss @ 100 MHz



Random Trigger Test


- 2 Beetle 1.3 @ 40 MHz
- $2 \times 2.34 \cdot 10^{12}$ random triggers
 - 172h ($1.778 \cdot 10^{12}$, P 2.87 MHz)
 - 75h ($3.039 \cdot 10^{11}$, P 1.12 MHz)
 - 92h ($2.550 \cdot 10^{11}$, P 0.77 MHz)
- no triggers lost



Beetle 1.3 random trigger test setup




Front end: Pulse-Parameter





Front end: ENC - Beetle 1.3



Beetle 1.3 ENC
(FE, Pipeline, Pipeamp, Readout)

$$\text{ENC}_{V_{fs}=0}: 547.7 \text{ e}^- + 52.6 \text{ e}^-/\text{pF}$$


$$\text{ENC}_{V_{fs}=100}: 539.1 \text{ e}^- + 51.9 \text{ e}^-/\text{pF}$$

$$\text{ENC}_{V_{fs}=400}: 542.8 \text{ e}^- + 49.9 \text{ e}^-/\text{pF}$$

$$\text{ENC}_{V_{fs}=1000}: 465.1 \text{ e}^- + 45.2 \text{ e}^-/\text{pF}$$



Front end: ENC - Beetle 1.2



Beetle 1.2 ENC
(FE, Pipeline, Pipeamp, Readout)

$$\text{ENC}_{\text{Vfs}=0}: 599.9 \text{ e-} + 51.9 \text{ e-}/\text{pF}$$


$$\text{ENC}_{\text{Vfs}=100}: 594.6 \text{ e-} + 51.2 \text{ e-}/\text{pF}$$

$$\text{ENC}_{\text{Vfs}=400}: 576.5 \text{ e-} + 48.8 \text{ e-}/\text{pF}$$

$$\text{ENC}_{\text{Vfs}=1000}: 492.3 \text{ e-} + 47.3 \text{ e-}/\text{pF}$$



Front end: Temperature (1)






I²C - Input Pads

New 5V tolerant I²C-Pads for Beetle 1.3

- SCL / SDA input level tested:
 - min. HIGH: 1.5V
 - max. HIGH: 7.0V (only tested up to 7.0V)
 - min. LOW: -0.7V
 - max. LOW: 1.1V @ 2.5V HIGH level
 - 1.2V @ 3.3V
 - 1.3V @ 5.0V
- SDA output delay (ACK): 500ns (I²C specification: delay > 300ns)



Sticky Charge




Consecutive readout

- External signals on 5 channel in 1st readout frame
- No sticky charge in 2nd readout frame


but still a different baseline



Readout




consecutive readout



non-consecutive readout




Readout (Baseline)




- 32 channels on 4 port (LHCb-mode)
- non-consecutive & consecutive RO

previous readout vs. current readout






Readout Beetle 1.2 <>> 1.3





Channel Crosstalk (1)



Testpulse (63. & 68) is standardised to 100%

Channel crosstalk

- measured a even/odd dependency
- this effect is also present in 1.2

Clarification of crosstalk:

typical Testpulse for a odd channel (e.g. 63):
crosstalk into predecessor channel is larger than into successor channel


typical Testpulse for a even channel (e.g. 68):
crosstalk into successor channel is larger than into predecessor channel



Channel Crosstalk (2)

Channel crosstalk is a superposition of at least two different crosstalks:

- general “remainder” into next readout channel (order of 2% to 2.5%)
→ reason not understood (maybe MUX?)
- odd channel: crosstalk into predecessor ch.
even channel: crosstalk into successor ch.
(order of 2.5 %)
→ readout line from Pipeline into Pipeamp
capacitance between adjacent lines $\sim 60\text{fF}$
 - verified in simulation
 - easy to fix (stretch lines)





Readout header: parity bit

	1 port mode															
AO[0]	I0	I1	I2	I3	I4	I5	I6	I7	P7	P6	P5	P4	P3	P2	P1	P0


	4 port mode			
AO[0]	I0	I4	P1	P0
AO[1]	I1	I5	P3	P2
AO[2]	I2	I6	P5	P4
AO[3]	I3	I7	P7	P6

- I0 leading bit (always 0)
- I1 parity of PCN (even)
- I2 Active EDC
- I3 parity of reg. CompChTh
- I4 parity of reg. CompMask
- I5 parity of reg. TpSelect
- I6 SEU counter <1>
- I7 SEU counter <0>

- Parity bit (I1) is wrong encoded in 4 port mode and Rclk divider = 0 (LHCb mode)
- all other modes or Rclk divider settings
→ Parity bit is OK
- problem is understood in verilog
 - not so easy to fix
 - simple workaround: swap position I1 with I5 could be tested on a 1.3 with a FIB patch




Parity bit - workaround (1)



schematic of parity-bit generation (part of MuxScheduler)



Parity bit - workaround (2)



new schematic of parity-bit patch



Parity bit - workaround (3)

- Layout modification in FastControl of Beetle (could be done by a FIB)
 - 2 cuts
 - 2 connections

